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Introduction
Fully capacitive (charge-based) 4-bit ripple-flash ADC circuits that are implemented with mixed-input threshold logic gates were presented earlier [I], [2], [3] . It was shown that the capacitive ripple-flash circuit architecture offers numerous advantages for the realization of very compact ADC blocks, including a high response speed, low power dissipation, and small silicon area. The basic circuit architecture is fully CMOS compatible, operates on a single-phase clock scheme, and it requires no externally generated reference voltage levels other than VDD and GND for its operation. Extensive simulation results and experimental verification of test circuits have already demonstrated that 4-bit ADC structures based on this architecture can achieve high accuracy (INL less than 0.1 LSB) and sampling clock rates of up to 20 MHz [3].
The realization of accurate 5-bit and 6-bit ADC blocks using this circuit architecture, however, depends very heavily on the precision and the response speed of the In the following, the voltage comparator circuit structure, its operation and implementation in the capacitive ripple-flash ADC architecture are described in Sections 2 and 3. Simulation results of 5-bit and 6-bit ADC circuits are presented in Section 4. Finally, Section 5 provides a summary of our results and conclusions.
Description of the Ripple-Flash ADC Architecture
The proposed analog-digital converter architecture essentially consists of threshold logic gates, which can process analog and digital input signals simultaneously and produce a digital output signal as the result of a simple thresholding function. The block diagram of a 4-bit threshold-logic based ADC is given in Fig. 1 . Here, each block represents a mixed-input thresholding function. At the functional level, the operation of the four threshold logic gates can be described as follows: Note that the four output bits (Out-0 through Out-3) are generated by four threshold decisions, each of which is performed by a mixed-input threshold gate. The entire conversion operation described above can be completed in a single clock cycle, hence, the 4-bit ADC circuit presented here is called a ripple-flash ADC. The mixedinput threshold relations given for the 4-bit ADC case can also be generalized for larger bit-length ADC structures. The accuracy of the proposed ADC circuit, however, will depend very heavily on the accuracy of the voltage comparators that are used to evaluate the output of each threshold gate. 
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Circuit Implementation of Ripple-Flash ADC Architectures
For the realization of mixed-input threshold functions described in Section 2, a slightly modified version of the charge-based Capacitive Threshold Logic (CTL) gate structure is being used. The simplified circuit diagram of the four-bit ADC is shown in Fig. 3 , while the circuit diagram of a five-bit ADC is shown in Fig. 4 . Note that each CTL gate consists of a row of weighting capacitors, and a voltage comparator to sense and amplify the row voltage perturbation [3] .
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Conclusion
In this paper, the circuit architecture and operation of a class of novel analog-digital converters has been presented, which is based on cascade-connected mixed input capacitive threshold gates. The circuit structure, which is realized using conventional CMOS technology, offers a very small layout area, simple operational requirements, low power dissipation, and very high input-to-output response speed. Fabricated four-bit, five-bit and six-bit flash ADC circuits have been tested to exhibit highly accurate DC transfer characteristics, and very fast response times. In particular, the normalized power dissipation and the normalized silicon area of the new class of ADCs have been shown to be clearly superior to conventional designs. The chargebased ADC circuits proposed here can also be used as reliable building blocks in high-speed pipelined ADC architectures with higher accuracy. 
